对于完整的一位全加器VHDL程序，描述正确的是 A: 如果port内的管脚定义为STD_LOGIC，则库和程序包可以省略 B: ENTITY adder IS PORT( A ,B,Ci_1: IN STD_LOGIC; Ci,Si : OUT STD_LOGIC; ); END adder; C: ARCHITECTURE 1fxc OF adder IS BEGIN Si<=(not A and not B and Ci_1) or (not A and B and not Ci_1) or (A and not B and not Ci_1) or (A and B and Ci_1); Ci<=(A and B) or (B and Ci_1) or (Ci_1 and A); END 1fxc; D: 实体名和结构体名都必须是标识符

公告：维护QQ群：833371870，欢迎加入！
公告：维护QQ群：833371870，欢迎加入！
公告：维护QQ群：833371870，欢迎加入！

2022-06-19

对于完整的一位全加器VHDL程序，描述正确的是 A: 如果port内的管脚定义为STD_LOGIC，则库和程序包可以省略 B: ENTITY adder IS PORT( A ,B,Ci_1: IN STD_LOGIC; Ci,Si : OUT STD_LOGIC; ); END adder; C: ARCHITECTURE 1fxc OF adder IS BEGIN Si<=(not A and not B and Ci_1) or (not A and B and not Ci_1) or (A and not B and not Ci_1) or (A and B and Ci_1); Ci<=(A and B) or (B and Ci_1) or (Ci_1 and A); END 1fxc; D: 实体名和结构体名都必须是标识符

对于完整的一位全加器VHDL程序，描述正确的是
A: 如果port内的管脚定义为STD_LOGIC，则库和程序包可以省略
B: ENTITY adder IS PORT( A ,B,Ci_1: IN STD_LOGIC; Ci,Si : OUT STD_LOGIC; ); END adder;
C: ARCHITECTURE 1fxc OF adder IS BEGIN Si<=(not A and not B and Ci_1) or (not A and B and not Ci_1) or (A and not B and not Ci_1) or (A and B and Ci_1); Ci<=(A and B) or (B and Ci_1) or (Ci_1 and A); END 1fxc;
D: 实体名和结构体名都必须是标识符

答案：

查看

举一反三