下面哪种代码执行后是与其他结果不一样的?
A: module mux2_1(a,b,sel,out); input a,b,sel; output out; assign out=(sel==1)?a:b; endmodule
B: module mux2_1(a,b,sel,out); input a,b,sel; output out; reg out; always@(a or b or sel) begin case(sel) 0: out=a; 1: out=b; endcase end endmodule
C: module mux2_1(a,b,sel,out); input a,b,sel; output out; reg out; always@(*) if(sel==0) out=a; else out=b; endmodule
A: module mux2_1(a,b,sel,out); input a,b,sel; output out; assign out=(sel==1)?a:b; endmodule
B: module mux2_1(a,b,sel,out); input a,b,sel; output out; reg out; always@(a or b or sel) begin case(sel) 0: out=a; 1: out=b; endcase end endmodule
C: module mux2_1(a,b,sel,out); input a,b,sel; output out; reg out; always@(*) if(sel==0) out=a; else out=b; endmodule
举一反三
- 以下语言是数据流建模方式吗? A: xor x1(a,b,c): B: assign adder_out = mult_out + out; C: always @ (a or b or sel) begin if (sel) c = a; else c = b;?end D: and a1(out,in1,in2);
- 下列Verilog HDL程序所描述电路是( )module TRI (EN, IN, OUT);input IN, EN;output OUT;assign OUT = EN ? IN : 1bZ;endmodule
- 在语句assign Y = sel ? 0 : 1;中,当sel=0时,Y的值为( )? z|x|0|1
- 在存储过程中,参数的模式有( )。 A: IN、OUT B: IN、OUT、IN OUT C: INPUT、OUTPUT D: OUT、INOUT
- 中国大学MOOC: 在语句assign Y = sel ? 0 : 1;中,当sel=0时,Y的值为( )