A chip-level floorplan is about ? A: Core size, shape and placement row B: IO, power, corner and filler pad cell locations C: Macro cell placement D: Standard cell placement constraints (blockages) E: Power grid (rings, straps, rails) F: Routing