下列Moore型状态机采用Verilog语言主控时序部分正确的是： A: always@(posedge clk or negedge reset) begin if(!reset) current_state<=s0; else current_state<=next_state; end B: always@(posedge clk ) begin if(!reset) current_state<=s0; else current_state<=next_state; end C: always@(posedge clk t) if(reset) current_state<=s0; else current_state<=next_state; D: always@(posedge clk or negedge reset) if(reset) current_state<=s0; else current_state<=next_state;

公告：维护QQ群：833371870，欢迎加入！
公告：维护QQ群：833371870，欢迎加入！
公告：维护QQ群：833371870，欢迎加入！

2022-11-02

下列Moore型状态机采用Verilog语言主控时序部分正确的是： A: always@(posedge clk or negedge reset) begin if(!reset) current_state<=s0; else current_state<=next_state; end B: always@(posedge clk ) begin if(!reset) current_state<=s0; else current_state<=next_state; end C: always@(posedge clk t) if(reset) current_state<=s0; else current_state<=next_state; D: always@(posedge clk or negedge reset) if(reset) current_state<=s0; else current_state<=next_state;

下列Moore型状态机采用Verilog语言主控时序部分正确的是：
A: always@(posedge clk or negedge reset) begin if(!reset) current_state<=s0; else current_state<=next_state; end
B: always@(posedge clk ) begin if(!reset) current_state<=s0; else current_state<=next_state; end
C: always@(posedge clk t) if(reset) current_state<=s0; else current_state<=next_state;
D: always@(posedge clk or negedge reset) if(reset) current_state<=s0; else current_state<=next_state;

答案：

查看

举一反三